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METHOD FOR VARIABLE LOW-DENSITY PARITY CHECK ENCODING
Предложен метод для динамического изменения параметров кодов низкой плотности проверок на чет-
ность в соответствии с показателем качества канала связи. Рассмотрено устройство для хранения, динами-
ческого выбора проверочной матрицы и корректирующего кодирования. Представлены результаты моделиро-
вания характеристик низкоплотностных кодов с переменными параметрами, которые доказывают эффек-
тивность предложенного метода.
It is proposed a method for dynamically changing the low-density parity check code parameters in accordance 
with communication channel quality monitoring and device for storing, dynamic selection of parity check matrices and 
error-correcting encoding. Finally, resultsof thesimulationcodes characteristics and performance, which prove the ef-
fectiveness of proposed method, are presented.
Reliable data transfer is ensured by using 
channel detecting and correcting errors coding 
schemes. Low-density parity check (LDPC) codes 
suggested for use in a variety of transmission sys-
tem, such as satellite communications, wireless 
transmissions, fiber optics, and in media storage 
[1, 2]. 
The LDPC code can be described by a parity 
check matrix H dimension of (n-k)n, where k is 
the systematic bits number and n is a total value 
of the systematic bits and the parity bits number 
(code word length). A generator matrix G corre-
sponded to the parity check matrix H. An input 
data-encoding method is generally used H instead 
of G. Therefore, matrix H is the most important 
factor in the encoding/decoding method on base 
of LDPC codes [3]. 
Meanwhile, in the latest mobile and wireless 
communication system a variable code rate r(r = k/n) 
scheme generally employed. It reduces the errors 
probabilities and increases the channel band-
width [4]. 
А method and apparatus for dynamically (in 
transmission) changing the low-density parity 
check code matrixis presented in this article. This 
leads to the possibility of code rate, code block 
length and H matrix density control. For example, 
with the good channel status can be used the pari-
ty bits reducing scheme. In case of poor channel, 
status can be increased with the row and/or col-
umn weight of H matrix and number of check bits 
in code word, which leads to code rate decreasing. 
Such LDPC encoder/decoder provides multiple 
block lengths and code rates by supporting a dif-
ferent parity check matrixes. Let call it variable 
LDPC (VLDPC) codes.
Communication System With VLDPC Codec 
Exemplary communication system can be 
represented as a transmitter and receiver, between 
which the wireless communication channel as a 
transmission medium is located (Fig. 1). De-
scribes how to send/receive simplified timing sig-
nals are omitted.
For dynamic monitoring of the channel quali-
ty is added CRC calculation blocks to the receiv-
ing and transmitting side. It base on the use of cy-
clic codes measurement in actually running chan-
nel (carried real traffic). Such scheme cannot lo-
cate a bit error (objective measurement accuracy 
is limited by the block size – CRC-4, CRC-6, 
CRC-16 or CRC-32 and it is possible the situation 
with compensation error). The measurement ac-
curacy is corresponded to BLER (block error rate 
or block errors frequency). Despite this, the obvi-
ous advantage of this method that it is not needed 
disconnection for measuring channel perfor-
mance. 
CRC block connected with analyzer (see Fig. 1). 
The analyzer compares the CRC values, and per-
forms management LDPC codec functions. It 
would be desirable to use long-term analysis 
throughout the day. However, in this case, the sys-
tem will slowly adapt to the changing quality of 
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the channel. In presented apparatus the measure-
ment period will depend of data transferred 
amount. Analyzer will perform the division of the 
channel quality into six categories and subcatego-
ries depending on the BLER, that shown in Table 1.
T A B L E  1.  The Channel Category
Category BLER
A (high) BLER ->0
B (good) BLER < 10–7
C (normal) 10–7< BLER < 10–5
D (below the normal) 10–5< BLER < 10–4
E (low) 10–4< BLER < 10–3
F (degradation) BLER < 10–3
Then analyzer determines one of LDPC code 
from Table 2 in accordance with the channel cate-
gory.
T A B L E  2.  VLDPC Parameters
r
Long Short
K n k n
1/4 16 200 64 800
1/3 21 600 64 800 5 400 16 200
2/5 25 920 64 800 6 480 16 200
1/2 32 400 64 800
4/9 7 200 16 200
3/5 38 880 64 800 9 720 16 200
2/3 43 200 64 800 10 800 16 200
3/4 48 600 64 800
4/5 51 840 64 800
5/6 54 000 64 800
7/9 12 600 16 200
8/9 57 600 64 800 14 400 16 200
9/10 58 320 64 800
wc 64, 128, 256 16, 64, 128
The block size n selected in accordance with the 
ITU-T G.821, G.826 and M.2100 recommendations.
If the transfer channel belongs to the category 
A (Table 1) control unit will select (16200, 14400, 
16) code. In the case of a gradual channel quality 
reduction control unit will increase matrix density 
wc form 16 to 128 and then decrease code rate, 
providing values r = 8/9, 7/9, 2/3, 4/9, 3/5, 2/5, 
1/3. If the channel quality has not changed or con-
tinues to fall it switches to a long block length n = 
64800 (VLDPC (64800, 58320, 64)). The next 
stageis increasing matrix density wc from 64 to 
256 and decreasing code rate: r = 9/10, 8/9, 5/6, 
4/5, 3/4, 2/3, 3/5, 1/2, 2/5, 1/3, 1/4. Graphically, in 
case of gradual decline channel quality from A to 
F the motion in Table 2 represented as shown in 
Fig. 2.
VLDPC Encoder
Functionally encoding data processing appa-
ratus (Fig. 3) have blocks for control, generating, 
storing memory, registers and module two adder. 
The input coder parameters: systematic block 
length (k), code word length (n) and column 
weight (wc) can be changed during the informa-
tion transfer due to category (Table 1). It will give 
Fig. 1. Structure of wireless error-correction communication system on base of VLDPC
Fig. 2. Direction of code selection in Table 2 in case of 
sequential movement from A to F category
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a wide range of codes with different correction 
capability.
The control unit connected with memory 
(RAM), which specifies the address of the desired 
parity check matrix. In case of absence parity 
check matrix in memory (an array of memory 
cells cleared – all cells keep the character «0»), it 
will generate a new parity check matrix.
A vector can represent the code word: 
 [ | ]c v p= , (1)
wherev – input vector of length k (systematic bits 
that must be encoded), and p –a check bits vector 
of length (n – k). Structural parity check matrix H 
of VLDPC code divided into two sub-matrixes:
 [ | ]H Hd Hp= , (2)
where Hpis a dual diagonal matrix containing check 
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Tc H = , (5)
оbtain
 [ | ][ | ] 0
THd Hp v p = , (6)
then 
 (( ( ) )p inv Hp Hd v= , (7)
where inv(Hp) is the inversion of the matrix. 
For Hd matrix in the first phase of encoder 
process square base matrix P0 will be generated 
[3–4]. The size m of the matrix P0 affects to the 
structure of verification matrix Hd. It is possible 
to manage the code corrective ability by increas-
ing or decreasing the m value. Then permutation 
matrixes of P0 must be determined by using cy-
clic shift right/left operation of the rows/columns. 
The operation is repeated m – 1 times, giving a 
P1, …, Pm–1 shifted matrixes. The next step – plac-
ing shift matrices in Hd [4]. To control the code 
rate r it can be used the schemes of parity matrix-
es H transformation (lengthening, shortening, punc-
turing) [5]. 
For efficient memory storing and accelerating 
encoder process in (7) and then in (1), matrix H 
storage can be organized through two arrays S1...z 
and E1...z size z called «string» and «end», where z 
is total number of entries in the matrix H (Fig. 3). 
It will store the locations of ones instead of store 
the whole matrix directly [6]. The array S1...z de-
termined the location of ones in each row. The ar-
ray E1...z indicating the end of a row. For example, if
Fig. 3. VLDPC encoder
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(8)
it will be stored as shown in Table 3.
T A B L E  3.  The Storage Of S and E Arrays In 
Memory
Address
(z = 10) 1 2 3 4 5 6 7 8 9 10
S1.. z 0 3 1 4 2 4 0 3 1 2
E1.. z 0 1 0 1 0 1 0 1 0 1
Together S1...z and E1...z determine the bits in-
volved in multiplication (7) with input array V1...k 
and the locations in the code vector c stored in ar-
ray C1...n as shown in Fig. 3. The described solu-
tion will increase the encoder functionality and 
flexibility.
Decoding mode based on a probabilistic 
method with belief propagation. It detailed de-
scription is given in [7].
Simulations Results
The encoding/decoding apparatus was imple-
mented using C# application. 
Fig. 4 displays the performance of three codes, 
VLDPC, permanent LDPC (16200, 14400, 16) 
code and LDPC with variable code rate (code rate 
was decreasing with increasing SNR and has fol-
lowing values r = 8/9, 7/9, 2/3, 4/9, 3/5, 2/5, 1/3). 
The parameter of VLDPC code changede-
pending of channel quality and in accordance 
with Table 2. The marked dots (1–8) in Fig. 4 de-
termine the values of code parameters n, k, wc:
T A B L E  4.  VLDPC Code Parameters During 
Simulation
№ 1 2 3 4 5 6 7 8
n 16200 16200 16200 16200 64800 64800 64800 64800
k 14400 10800 9720 5400 58320 58320 43200 32400
wc 64 16 64 64 64 128 64 128
r 8/9 2/3 3/5 1/3 9/8 9/8 2/3 1/2
dir. ↑wc ↓r↓wc ↓r↑wc ↓r ↑n↑r ↑wc ↓r↓wc ↓r↑wc
There are another roe in Table 4, which show 
direction of code optimization.
Conclusion
As shown, the suggested method performs 
well result in comparison with the permanent 
LDPC and variable code rate LDPC-codes. Nev-
ertheless, should bear in mind that codes with low 
code rate r = 1/3, 1/2 and big wc, for example, 
128 increase the decoding time. Therefore, it is 
necessary for a good channel quality dynamically 
choose faster LDPC codes.
Fig. 4. VLDPC vs LDPCs
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